From: High performance IIR filter implementation on FPGA
Architecture
Slice registers
Power (W)
Speed (MHz)
R. Seshadri et al. [6]
230
0.140
220
Proposed FIR-based IIR design
172
0.120
285.105
