Fig. 11

a Terminal voltage of AVR loop of area 1, b terminal voltage of AVR loop of area 2 with 1% step load perturbation in area 1
a Terminal voltage of AVR loop of area 1, b terminal voltage of AVR loop of area 2 with 1% step load perturbation in area 1